SG3525 データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

メーカー

SG3525

Pulse Width Modulator Control Circuit

ON Semiconductor 

SG3525A

ELECTRICAL CHARACTERISTICS (VCC = +20 Vdc, TA = Tlow to Thigh [Note 3], unless otherwise noted.)

Characteristics

Symbol Min

Typ

Max Unit

REFERENCE SECTION

Reference Output Voltage (TJ = +25°C)

Line Regulation (+8.0 V ≤ VCC ≤ +35 V)

Load Regulation (0 mA ≤ IL ≤ 20 mA)

Temperature Stability

Total Output Variation Includes Line and Load Regulation over Temperature

Short Circuit Current (Vref = 0 V, TJ = +25°C)

Output Noise Voltage (10 Hz ≤ f ≤ 10 kHz, TJ = +25°C)

Long Term Stability (TJ = +125°C) (Note 4)

OSCILLATOR SECTION (Note 5, unless otherwise noted.)

Initial Accuracy (TJ = +25°C)

Frequency Stability with Voltage

(+8.0 V ≤ VCC ≤ +35 V)

Frequency Stability with Temperature

Minimum Frequency (RT = 150 kW, CT = 0.2 mF)

Maximum Frequency (RT = 2.0 kW, CT = 1.0 nF)

Current Mirror (IRT = 2.0 mA)

Clock Amplitude

Vref

Regline

Regload

DVref/DT

DVref

ISC

Vn

S

5.00

−

−

−

4.95

−

−

−

5.10

10

20

20

−

80

40

20

5.20

Vdc

20

mV

50

mV

−

mV

5.25

Vdc

100

mA

200

mVrms

50 mV/khr

Dfosc

DVCC

Dfosc

DT

fmin

fmax

−

±2.0

±6.0

%

−

±1.0

±2.0

%

−

±0.3

−

%

−

50

−

Hz

400

−

−

kHz

1.7

2.0

2.2

mA

3.0

3.5

−

V

Clock Width (TJ = +25°C)

Sync Threshold

0.3

0.5

1.0

ms

1.2

2.0

2.8

V

Sync Input Current (Sync Voltage = +3.5 V)

−

1.0

2.5

mA

ERROR AMPLIFIER SECTION (VCM = +5.1 V)

Input Offset Voltage

VIO

−

2.0

10

mV

Input Bias Current

IIB

−

1.0

10

mA

Input Offset Current

IIO

−

−

1.0

mA

DC Open Loop Gain (RL ≥ 10 MW)

AVOL

60

75

−

dB

Low Level Output Voltage

VOL

−

0.2

0.5

V

High Level Output Voltage

VOH

3.8

5.6

−

V

Common Mode Rejection Ratio (+1.5 V ≤ VCM ≤ +5.2 V)

CMRR

60

75

−

dB

Power Supply Rejection Ratio (+8.0 V ≤ VCC ≤ +35 V)

PSRR

50

60

−

dB

PWM COMPARATOR SECTION

Minimum Duty Cycle

DCmin

−

−

0

%

Maximum Duty Cycle

DCmax

45

49

−

%

Input Threshold, Zero Duty Cycle (Note 5)

Vth

0.6

0.9

−

V

Input Threshold, Maximum Duty Cycle (Note 5)

Vth

−

3.3

3.6

V

Input Bias Current

IIB

−

0.05

1.0

mA

3. Tlow = 0°

Thigh = +70°C

4. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average

stability from lot to lot.

5. Tested at fosc = 40 kHz (RT = 3.6 kW, CT = 0.01 mF, RD = 0 W).

http://onsemi.com

4

Share Link: