CY2071A(2002) データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY2071A
(Rev.:2002)
(Rev.:2002)
Cypress Semiconductor
CY2071A Datasheet PDF : 8 Pages
| |||
CY2071A
Switching Characteristics, Industrial 3.3V[8]
Parameter
Name
Description
t1
Output Period
Clock output range
CY2071AI
3.3V operation
15-pF load
CY2071AFI
t1A
Clock Jitter
Peak-to-peak period jitter (t1 max. – t1 min.),
% of clock period, fOUT ≤ 16 MHz
t1B
Clock Jitter
Peak-to-peak period jitter
(16 MHz ≤ fOUT ≤ 50 MHz)
t1C
Clock Jitter[9]
Peak-to-peak period jitter (fOUT > 50 MHz)
Min.
12.50
[80 MHz]
15.0
[66.6 MHz]
Output Duty Cycle
Duty cycle[10, 11] for outputs, (t2 ÷ t1)
fOUT ≤ 60 MHz
Output Duty Cycle[9] Duty cycle[11] for outputs, (t2 ÷ t1),
fOUT > 60 MHz
t3
Rise time[9]
Output clock rise time
t4
Fall time[9]
Output clock fall time
45%
40%
t5
Skew
Skew delay between any two outputs with
identical frequencies (generated by the PLL)
Typ.
0.8
350
250
50%
50%
1.5
1.5
Max.
Unit
2000
ns
[500 kHz]
2000
ns
[500 kHz]
1
%
500
ps
350
ps
55%
60%
2.5
ns
2.5
ns
0.5
ns
Switching Waveforms
All Outputs Duty Cycle and Rise/Fall Time
OUTPUT
t2
2.4V
0.4V
t3
t1
2.4V
0.4V
t4
2071A–3
VDD
0V
Output-Output Clock Skew
OUTPUT
OUTPUT
t5
2071A–4
Document #: 38-07139 Rev. *A
Page 6 of 8
Share Link: 