datasheetbank_Logo
データシート検索エンジンとフリーデータシート

M38000E2-XXXSS データシートの表示(PDF) - MITSUBISHI ELECTRIC

部品番号
コンポーネント説明
メーカー
M38000E2-XXXSS
Mitsubishi
MITSUBISHI ELECTRIC  
M38000E2-XXXSS Datasheet PDF : 173 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
HARDWARE
PIN DESCRIPTION
PIN DESCRIPTION
Table 1. Pin description
Pin
Name
VCC
VSS
CNVSS
Power source
CNVSS
RESET
XIN
Reset input
Clock input
XOUT
Clock output
P00 – P07 I/O port P0
P10 – P17 I/O port P1
P20 – P27 I/O port P2
P30 – P37 I/O port P3
P40, P41
I/O port P4
P42/INT0,
P43/INT1
P44/RXD,
P45/TXD,
P46/SCLK,
P47/SRDY
P50/INT2 – I/O port P5
P53/INT5
P54/CNTR0,
P55/CNTR1
P56, P57
Function
Function except a port function
• Apply voltage of 3.0 V to 5.5 V to VCC, and 0 V to VSS.
(Extended operating temperature version : 4.0 V to 5.5 V)
• This pin controls the operation mode of the chip.
• Normally connected to VSS.
• If this pin is connected to VCC, the internal ROM is inhibited and external memory is accessed.
• Reset input pin for active “L”
• Input and output signals for the internal clock generating circuit.
• Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the
oscillation frequency.
• If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.
• The clock is used as the oscillating source of system clock.
• 8 bit CMOS I/O port
• I/O direction register allows each pin to be individually programmed as either input or output.
• At reset this port is set to input mode.
• In modes other than single-chip, these pins are used as address, data, and control bus I/O pins.
• CMOS compatible input level
• CMOS 3-state output structure
• 8-bit CMOS I/O port with the same function as port P0
• CMOS compatible input level
• CMOS 3-state output structure
• External interrupt input pins
• Serial I/O I/O pins
• 8-bit CMOS I/O port with the same function as
port P0
• CMOS compatible input level
• CMOS 3-state output structure
• External interrupt input pins
• Timer X and Timer Y I/O pins
P60 – P67 I/O port P6
P70, P71
I/O port P7
• 8-bit CMOS I/O port with the same function as port P0
• CMOS compatible input level
• CMOS 3-state output structure
• 2-bit CMOS I/O port with the same function as port P0
• CMOS compatible input level
• CMOS 3-state output structure
3800 GROUP USER’S MANUAL
1-5

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]