datasheetbank_Logo
データシート検索エンジンとフリーデータシート

LTC5540 データシートの表示(PDF) - Linear Technology

部品番号
コンポーネント説明
メーカー
LTC5540 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC5540
Applications Information
Introduction
The LTC5540 consists of a high linearity passive double-
balanced mixer core, IF buffer amplifier, high speed single-
pole double-throw (SPDT) LO switch, LO buffer amplifier
and bias/enable circuits. See Pin Functions section for a
description of each pin function. The RF and LO inputs
are single-ended. The IF output is differential. Low-side or
high-side LO injection can be used. The evaluation circuit,
shown in Figure 1, utilizes bandpass IF output matching and
an IF transformer to realize a 50Ω single-ended IF output.
The evaluation board layout is shown in Figure 2.
2mm of pin 3 for proper high-frequency decoupling. The
nominal DC voltage on the CT pin is 1.2V.
For the RF input to be properly matched, the selected
LO input must be driven. The values of C1 and C2 can
be chosen to optimize the performance for high-side
or low-side LO (see the table in Figure 1). For high-side
applications, a broadband input match is realized with
C1 = 5.6pF. The measured input return loss is shown in
Figure 4 for LO frequencies of 700MHz, 1090MHz and
1200MHz. As shown in Figure 4, the RF input impedance
is dependent on LO frequency, although a single value of
C1 is adequate to cover a wide RF range.
RFIN C1
RF
2
TO MIXER
CT
3
C2
LTC5540
5540 F02
Figure 2. Evaluation Board Layout
RF Input
The mixer’s RF input, shown in Figure 3, is connected to
the primary winding of an integrated transformer. A 50Ω
match is realized when a series capacitor, C1, is connected
to the RF input. C1 is also needed for DC blocking if the
RF source has DC voltage present, since the primary side
of the RF transformer is DC-grounded internally. The DC
resistance of the primary is approximately 5Ω.
The secondary winding of the RF transformer is internally
connected to the passive mixer. The center-tap of the
transformer secondary is connected to pin 3 (CT) to allow
the connection of bypass capacitor, C2. The value of C2
is LO frequency-dependent. C2 should be located within
10
5540 F03
Figure 3. RF Input Schematic
0
LO = 700MHz
LO = 1090MHz
–5
LO = 1200MHz
–10
–15
–20
C1 = 5.6pF
–25
600 700 800 900 1000 1100 1200
FREQUENCY (MHz)
5541 F04
Figure 4. RF Input Return Loss
5540f

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]