LTC2234 データシートの表示（PDF） - Linear Technology
部品番号
コンポーネント説明
メーカー
LTC2234 Datasheet PDF : 24 Pages
| |||
LTC2234
POWER REQUIRE E TS The ● denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 8)
SYMBOL
PARAMETER
CONDITIONS
MIN TYP MAX
UNITS
VDD
Analog Supply Voltage (Note 7)
●
3.1 3.3 3.5
V
OVDD
IVDD
Output Supply Voltage
Analog Supply Current
(Note 7)
●
0.5 3.3 3.6
V
●
191 206
mA
PDISS
Power Dissipation
●
630 680
mW
PSHDN
Shutdown Power
SHDN = High, OE = High, No CLK
2
mW
PNAP
Nap Mode Power
SHDN = High, OE = Low, No CLK
35
mW
WU
TI I G CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 4)
SYMBOL
fS
tL
PARAMETER
Sampling Frequency
ENC Low Time
tH
ENC High Time
tAP
Sample-and-Hold Aperture Delay
tOE
Output Enable Delay
tD
ENC to DATA Delay
tC
ENC to CLOCKOUT Delay
DATA to CLOCKOUT Skew
Pipeline Latency
CONDITIONS
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
(Note 7)
(Note 7)
(Note 7)
(tC - tD) (Note 7)
MIN TYP MAX
UNITS
●
1
135
MHz
●
3.5 3.7 500
ns
●
2 3.7 500
ns
●
3.5 3.7 500
ns
●
2 3.7 500
ns
0
ns
●
5
10
ns
●
1.3 2.1 3.5
ns
●
1.3 2.1 3.5
ns
● –0.6 0 0.6
ns
5
Cycles
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to ground with GND and OGND
wired together (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they will
be clamped by internal diodes. This product can handle input currents of
greater than 100mA below GND or above VDD without latchup.
Note 4: VDD = 3.3V, OVDD = 1.8V, fSAMPLE = 135MHz, differential
ENC+/ENC– = 2VP-P sine wave, input range = 2VP-P with differential drive,
unless otherwise noted.
Note 5: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve. The
deviation is measured from the center of the quantization band.
Note 6: Offset error is the offset voltage measured from –0.5 LSB when the
output code flickers between 00 0000 0000 and 11 1111 1111 in 2’s
complement output mode.
Note 7: Guaranteed by design, not subject to test.
Note 8: VDD = 3.3V, OVDD = 1.8V, fSAMPLE = 135MHz, differential
ENC+/ENC– = 2VP-P sine wave, input range = 1VP-P with differential drive,
output CLOAD = 5pF.
2234fa
5
Share Link: 