ICS514M データシートの表示（PDF） - Integrated Circuit Systems
部品番号
コンポーネント説明
メーカー
ICS514M Datasheet PDF : 4 Pages
| |||
ICS514
LOCO™ PLL Clock Generator
Electrical Specifications
Parameter
Conditions
Minimum Typical
ABSOLUTE MAXIMUM RATINGS (stresses be ond these can permanentl damage the device)
Supply Voltage, VDD
Referenced to GND
Inputs
Referenced to GND
-0.5
Clock Output
Referenced to GND
-0.5
Ambient Operating Temperature
0
Soldering Temperature
Max of 10 seconds
Storage temperature
-65
DC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted)
Operating Voltage, VDD
3
Input High Voltage, VIH, ICLK only
ICLK (Pin 1)
(VDD/2)+1 VDD/2
Input Low Voltage, VIL, ICLK only
ICLK (Pin 1)
VDD/2
Input High Voltage, VIH
S0
2
Input Low Voltage, VIL
S0
Input High Voltage, VIH
S1
VDD-0.5
Input Low Voltage, VIM
S1
VDD/2
Input Low Voltage, VIL
S1
Output High Voltage, VOH
IOH=-25mA
2.4
Output Low Voltage, VOL
IOL=25mA
IDD Operating Supply Current
No Load, 66.66MHz
20
IDD Power Down Supply Current, 3.3 V
S1 = S0 = 0
1.5
Short Circuit Current
CLK output
±70
On-Chip Pull-up Resistor
Pin 6
270
Input Capacitance, S1, S0
Pins 6, 7
4
AC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted)
Input Frequency, crystal input
5
14.31818
Input Frequency, clock input
2
14.31818
Output Frequency
VDD = 4.5 to 5.5 V
14
66.66
Output Frequency
VDD = 3.0 to 3.6 V
14
66.66
Output Clock Rise Time
0.8 to 2.0V
1
Output Clock Fall Time
2.0 to 0.8V
1
Output Clock Duty Cycle
1.5V, up to 140 MHz
45
49 to 51
Power up time, from PD to outputs stable
5
Power down time, from running to PD state
Absolute Clock Period Jitter
Deviation from mean
±110
One Sigma Clock Period Jitter
40
Maximum
7
VDD+0.5
VDD+0.5
70
260
150
5.5
(VDD/2)-1
0.8
0.5
0.4
27
50
140
100
55
10
50
Units
V
V
V
°C
°C
°C
V
V
V
V
V
V
V
V
V
V
mA
mA
mA
kΩ
pF
MHz
MHz
MHz
MHz
ns
ns
%
ms
ns
ps
ps
MDS 514 B
3
Revision 080699
Printed 11/13/00
Integrated Circuit Systems • 525 Race Street • San Jose•CA • 95126 • (408)295-9800tel• (408)295-9818fax
Share Link: 