datasheetbank_Logo
データシート検索エンジンとフリーデータシート

HMN1M8DN-120 データシートの表示(PDF) - Hanbit Electronics Co.,Ltd

部品番号
コンポーネント説明
メーカー
HMN1M8DN-120 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
HANBit
- WRITE CYCLE NO.2 (/CE-Controlled)*1,2,3,4,5
HMN1M8DN
Address
tAW
tAS
tCW
tWR2
/CE
tWP
/WE
tDW
tDH2
DIN
Data-in
tWZ
DOUT
Data Undefined
High-Z
NOTE: 1. /CE or /WE must be high during address transition.
2. Because I/O may be active (/OE low) during this period, data input signals of opposite
polarity to the outputs must not be applied.
3. If /OE is high, the I/O pins remain in a state of high impedance.
4. Either tWR1 or tWR2 must be met.
5. Either tDH1 or tDH2 must be met.
- POWER-DOWN/POWER-UP TIMING
VCC
4.75
tPF
VPFD
4.25
VSO
VPFD
VSO
tFS
tWPT
tDR
tPU
tCER
/CE
PACKAGE DIMENSION
URL : www.hbe.co.kr
8
REV. 0.2 (August, 2002)
HANBit Electronics Co.,Ltd.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]