CY7C4275V-15(2001) データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C4275V-15
(Rev.:2001)

32K/64Kx18 Low Voltage Deep Sync FIFOs

Cypress Semiconductor 

CY7C4255V/CY7C4265V

CY7C4275V/CY7C4285V

Switching Waveforms (continued)

Read Expansion In Timing

tXI

RXI

tXIS

RCLK

Retransmit Timing [31, 32, 33]

FL/RT

REN/WEN

tPRT

tRTR

EF/FF

and all

async flags

HF/PAE/PAF

Notes:

31. Clocks are free-running in this case.

32. The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags will be valid at tRTR.

33. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after tRTR to update these flags.

4275V–24

4275V–25

Document #: 38-06012 Rev. **

Page 14 of 20

Share Link: