ADT7460(2013) データシートの表示（PDF） - ON Semiconductor
部品番号
コンポーネント説明
メーカー
ADT7460 Datasheet PDF : 47 Pages
| |||
ADT7460
Table 67. XNOR TREE TEST ENABLE REGISTER (POWER-ON DEFAULT = 0X00) (Note 1)
Register Address
0x6F
R/W
Description
R/W
XNOR Tree Test Enable
Bit
Mnemonic
Description
<0>
XEN
If the XEN bit is set to 1, the device enters the XNOR tree test mode.
Clearing the bit removes the device from the XNOR test mode.
<7:1>
RES
Unused. Do not write to these bits.
1. This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Further attempts to write to this register have no effect.
Table 68. REMOTE 1 TEMPERATURE OFFSET REGISTER (POWER-ON DEFAULT = 0X00) (Note 1)
Register Address
R/W
Description
0x70
R/W
Remote 1 Temperature Offset
<7:0>
R/W
Allows a twos complement offset value to be automatically added to or subtracted from the
Remote 1 temperature reading. This is to compensate for any inherent system offsets such as
PCB trace resistance. LSB value = 0.25°C.
1. This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Further attempts to write to this register have no effect.
Table 69. LOCAL TEMPERATURE OFFSET REGISTER (POWER-ON DEFAULT = 0X00) (Note 1)
Register Address
R/W
Description
0x71
R/W
Local Temperature Offset
<7:0>
R/W
Allows a twos complement offset value to be automatically added to or subtracted from the local
temperature reading. LSB value = 0.25°C.
1. This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Further attempts to write to this register have no effect.
Table 70. REMOTE 2 TEMPERATURE OFFSET REGISTER (POWER-ON DEFAULT = 0X00) (Note 1)
Register Address
R/W
Description
0x72
R/W
Remote 2 Temperature Offset
<7:0>
R/W
Allows a twos complement offset value to be automatically added to or subtracted from the
Remote 2 temperature reading. This is to compensate for any inherent system offsets such as
PCB trace resistance. LSB value = 0.25°C.
1. This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Further attempts to write to this register have no effect.
http://onsemi.com
42
Share Link: 