AD7194BCPZ-REEL データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD7194BCPZ-REEL Datasheet PDF : 56 Pages
| |||
AD7194
Parameter
Min
Typ
Normal Mode Rejection2
Sinc4 Filter
Internal Clock
@ 50 Hz, 60 Hz 100
74
@ 50 Hz
96
@ 60 Hz
97
External Clock
@ 50 Hz, 60 Hz 120
82
@ 50 Hz
120
@ 60 Hz
120
Sinc3 Filter
Internal Clock
@ 50 Hz, 60 Hz 75
60
@ 50 Hz
70
@ 60 Hz
70
External Clock
@ 50 Hz, 60 Hz 100
@ 50 Hz
67
@ 50 Hz
@ 60 Hz
Fast Settling
Internal Clock
@ 50 Hz
@ 60 Hz
External Clock
@ 50 Hz
@ 60 Hz
ANALOG INPUTS
Differential Input
Voltage Ranges
Absolute AIN Voltage
Limits2
Unbuffered Mode
Buffered Mode
Analog Input Current
Buffered Mode
Input Current2
Input Current Drift
Unbuffered Mode
Input Current
95
95
26
26
40
40
±VREF/gain
−(AVDD − 1.25 V)/gain
AGND − 0.05
AGND + 0.25
−2
−3
±5
±3.5
Input Current Drift
±1
±0.05
±1.6
Max
Unit
Test Conditions/Comments1
dB
10 Hz output data rate, 50 Hz ± 1 Hz,
60 Hz ± 1 Hz
dB
50 Hz output data rate, REJ606 = 1,
50 Hz ± 1 Hz, 60 Hz ± 1 Hz
dB
50 Hz output data rate, 50 Hz ± 1 Hz
dB
60 Hz output data rate, 60 Hz ± 1 Hz
dB
10 Hz output data rate, 50 Hz ± 1 Hz,
60 Hz ± 1 Hz
dB
50 Hz output data rate, REJ606 = 1,
50 Hz ± 1 Hz, 60 Hz ± 1 Hz
dB
50 Hz output data rate, 50 Hz ± 1 Hz
dB
60 Hz output data rate, 60 Hz ± 1 Hz
dB
10 Hz output data rate, 50 Hz ± 1 Hz,
60 Hz ± 1 Hz
dB
50 Hz output data rate, REJ606 = 1,
50 Hz ± 1 Hz, 60 Hz ± 1 Hz
dB
50 Hz output data rate, 50 Hz ± 1 Hz
dB
60 Hz output data rate, 60 Hz ± 1 Hz
dB
10 Hz output data rate, 50 Hz ± 1 Hz,
60 Hz ± 1 Hz
dB
50 Hz output data rate, REJ606 = 1,
50 Hz ± 1 Hz, 60 Hz ± 1 Hz
dB
50 Hz output data rate, 50 Hz ± 1 Hz
dB
60 Hz output data rate, 60 Hz ± 1 Hz
dB
dB
dB
dB
V
+(AVDD − 1.25 V)/gain V
AVDD + 0.05
V
AVDD − 0.25
V
FS[9:0]3 = 6, average by 16, 50 Hz ± 0.5 Hz
FS[9:0]3 = 5, average by 16, 60 Hz ± 0.5 Hz
FS[9:0]3 = 6, average by 16, 50 Hz ± 0.5 Hz
FS[9:0]3 = 5, average by 16, 60 Hz ± 0.5 Hz
VREF = REFINx(+) − REFINx(−),
gain = 1 to 128
Gain > 1
+2
nA
Gain = 1
+3
nA
Gain > 1
pA/°C
μA/V
μA/V
nA/V/°C
nA/V/°C
Gain = 1, input current varies with input
voltage
Gain > 1
External clock
Internal clock
Rev. 0 | Page 4 of 56
Share Link: 