AD7908/AD7918/AD7928
PART IS IN FULL
SHUTDOWN
CS
1
SCLK
PART BEGINS TO POWER UP ON
CS RISING EDGE AS PM1 = PM0 = 1
t12
14
16
THE PART IS FULLY POWERED UP
ONCE tPOWER UP HAS ELAPSED
1
14
16
DOUT
DIN
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL REGISTER
DATA IN TO CONTROL/SHADOW REGISTER
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS. PM1 = 1, PM0 = 1
TO KEEP THE PART IN NORMAL MODE, LOAD
PM1 = PM0 = 1 IN CONTROL REGISTER
Figure 13. Full Shutdown Mode Operation
CS
SCLK
DOUT
DIN
CS
SCLK
DOUT
DIN
PART ENTERS
SHUTDOWN ON CS
RISING EDGE AS
PM1 ؍0, PM0 ؍1
PART BEGINS TO
POWER
UP ON CS
FALLING EDGE
PART IS FULLY
POWERED UP
PART ENTERS
SHUTDOWN ON CS
RISING EDGE AS
PM1 ؍0, PM0 ؍1
DUMMY CONVERSION
1
12
16
1
12
16
1
12
16
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
INVALID DATA
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
DATA INTO CONTROL/SHADOW REGISTER
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 ؍0, PM0 ؍1
CONTROL REGISTER CONTENTS SHOULD
NOT CHANGE, WRITE BIT ؍0
DATA INTO CONTROL/SHADOW REGISTER
TO KEEP PART IN THIS MODE, LOAD PM1 ؍0, PM0 ؍1 IN
CONTROL REGISTER OR SET WRITE BIT = 0
Figure 14. Auto Shutdown Mode Operation
CORRECT VALUE IN CONTROL
REGISTER, VALID DATA FROM
NEXT CONVERSION, USER CAN
WRITE TO SHADOW REGISTER
IN NEXT CONVERSION
DUMMY CONVERSION
DUMMY CONVERSION
1
12
16
1
12
16
1
12
16
INVALID DATA
INVALID DATA
INVALID DATA
DATA IN TO CONTROL REGISTER
KEEP DIN LINE TIED HIGH FOR FIRST TWO DUMMY CONVERSIONS
CONTROL REGISTER IS LOADED ON THE FIRST
12 CLOCK EDGES
Figure 15. Placing AD7928 into the Required Operating Mode after Supplies are Applied
POWER VS. THROUGHPUT RATE
By operating in Auto Shutdown mode on the AD7908/AD7918/
AD7928, the average power consumption of the ADC decreases
at lower throughput rates. Figure 16 shows how as the through-
put rate is reduced, the part remains in its shutdown state longer
and the average power consumption over time drops accordingly.
For example if the AD7928 is operated in a continuous sam-
pling mode, with a throughput rate of 100 kSPS and an SCLK
of 20 MHz (AVDD = 5 V), and the device is placed in Auto
Shutdown mode, i.e., if PM1 = 0 and PM0 = 1, then the power
consumption is calculated as follows:
is one dummy cycle, i.e., 1 µs, and the remaining conversion
time is another cycle, i.e., 1 µs, then the AD7928 can be said
to dissipate 13.5 mW for 2 µs during each conversion cycle.
For the remainder of the conversion cycle, 8 µs, the part
remains in Auto Shutdown mode. The AD7928 can be said
to dissipate 2.5 µW for the remaining 8 µs of the conversion
cycle. If the throughput rate is 100 kSPS, the cycle time is 10 µs
and the average power dissipated during each cycle is
(2/10) ϫ (13.5 mW) + (8/10) ϫ (2.5 µW) = 2.702 mW.
Figure 16 shows the maximum power versus throughput rate
when using the Auto Shutdown mode with 3 V and 5 V supplies.
The maximum power dissipation during normal operation is
13.5 mW (AVDD = 5 V). If the power-up time from Auto Shutdown
–20–
REV. A