datasheetbank_Logo
データシート検索エンジンとフリーデータシート

MK1711-01 データシートの表示(PDF) - Integrated Circuit Systems

部品番号
コンポーネント説明
メーカー
MK1711-01
ICST
Integrated Circuit Systems 
MK1711-01 Datasheet PDF : 4 Pages
1 2 3 4
I CR O C LOC K
MK1711-01
200 MHz Selectable Clock Source
Electrical Specifications
Parameter
Conditions
ABSOLUTE MAXIMUM RATINGS (note 1)
Supply voltage, VDD
Referenced to GND
Inputs and Clock Outputs
Referenced to GND
Ambient Operating Temperature
Soldering Temperature
Max of 10 seconds
Storage temperature
DC CHARACTERISTICS (VDD = 5.0V unless noted)
Operating Voltage, VDD
Input High Voltage, VIH, X1 pin only
Input Low Voltage, VIL, X1 pin only
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
IOH=-50mA
Output Low Voltage, VOL
IOL=50mA
Output High Voltage, VOH, CMOS level
IOH=-16mA
Operating Supply Current, IDD
No Load, note 2
Short Circuit Current
Input Capacitance
S2, S1, S0, OE
Frequency synthesis error
All clocks
AC CHARACTERISTICS (VDD = 5.0V unless noted)
Input Crystal Frequency
Input Crystal Accuracy
Output Clock Rise Time, 200 MHz
0.8 to 2.0V
Output Clock Fall Time, 200MHz
2.0 to 0.8V
Output Clock Duty Cycle
At VDD/2
Maximum Absolute Jitter, short term
Minimum Typical Maximum Units
7
V
-0.5
VDD+0.5 V
0
70
°C
260
°C
-65
150
°C
3.00
3.5
2
2.4
VDD-0.4
2.5
2.5
8
TBD
7
5.25
V
V
1.5
V
V
0.8
V
V
0.4
V
V
mA
mA
pF
0
ppm
20.00000
MHz
±50
ppm
0.6
ns
0.6
ns
45
55
%
200
±350
ps
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. With VDD at 3.3V and CLK at 200MHz.
External Components
The MK1711-01 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.1µF should be connected between VDD and GND (pins 3 and 5), as close to the MK1711-
01 as possible. A series termination resistor of 33may be used for the clock output. The input crystal
must be connected as close to the chip as possible. The input crystal should be a parallel mode, 20 MHz
fundamental, with 20pF load capacitance.
MDS 1711-01 B
3
Revision 120897
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]