MAX5312EAE データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

MAX5312EAE

±10V, 12-Bit, Serial, Voltage-Output DAC

Maxim Integrated 

±10V, 12-Bit, Serial, Voltage-Output DAC

Detailed Description

The MAX5312 12-bit DAC operates from either single or

dual supplies. Dual ±12V to ±15V power supplies pro-

vide a bipolar ±5V to ±10V output, or a unipolar 0 to 10V

output. Single 12V to 15V power supplies provide only a

unipolar 0 to 10V output. The reference input accepts

voltages from 2V to 5.25V. The DAC features INL and

DNL less than ±1 LSB (max), a fast 10µs settling time,

and a hardware-shutdown mode that reduces current

consumption to 3.5µA (max). The device features a

10MHz SPI-/QSPI-/MICROWIRE-compatible serial inter-

face that operates with 3V or 5V logic, an asynchronous

load input, and a serial-data output. The device offers a

CLR that sets the DAC output to 0V. Figure 1 shows the

functional diagram of the MAX5312.

Serial Interface

An SPI-/QSPI-/MICROWIRE-compatible serial interface

allows complete control of the DAC through a 16-bit

control word. The first 4 bits form the control bits that

determine register loading and software-shutdown

functions. The last 12 bits form the DAC data. The 16-

bit word is entered MSB first.

Table 1 shows the serial-data format. Table 2 shows

the interface commands.

The MAX5312 can be programmed while in shutdown.

The serial interface contains three registers: a 16-bit shift

register, a 12-bit input register, and a 12-bit DAC register

(Figure 1). The shift register accepts data from the serial

interface. The input register acts as a holding register for

data going to the DAC register and isolates the shift reg-

ister from the DAC register. The DAC register controls

the DAC ladder and thus the output voltage. Any update

in the DAC register updates the output voltage.

VCC

REF

LDAC

12-BIT DAC

12

DAC REGISTER

CLR

12

INPUT REGISTER

12

DIN

SCLK

CS

UNI/BIP

SHDN

DGND

16-BIT SHIFT REGISTER

SERIAL INTERFACE

AND CONTROL

Figure 1. Functional Diagram

2R

2R

A1

SW1

SW2

A2

SW3

MAX5312

VDD

OUT

2R

2R

SGND

DOUT

AGND

VSS

______________________________________________________________________________________ 13

Share Link: