MAX11206EEE データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

MAX11206EEE

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Maxim Integrated 

MAX11206/MAX11207

20-Bit, Single-Channel, Ultra-Low-Power, Delta-

Sigma ADCs with Programmable Gain and GPIO

DATA: Data Register

The data register is a 24-bit read-only register. Any attempt to write data to the data register has no effect. The data

read from this register is clocked out MSB first. The data register holds the conversion result. D19 is the MSB, and D0

is the LSB. The result is stored in a format according to the FORMAT bit in the CTRL1 register.

The data format while in unipolar mode is always straight binary. In straight binary format, the most negative value is

0x00000 (VAINP - VAINN = 0V), the midscale value is 0x80000 (VAINP - VAINN = VREF/2), and the most positive value

is 0xFFFFF (VAINP - VAINN = VREF).

In bipolar mode, if the FORMAT bit = 1, then the data format is offset binary. If the FORMAT bit = 0, then the data

format is two’s complement. In two’s complement the negative full-scale value is 0x80000 (VAINP - VAINN = -VREF), the

midscale is 0x00000 (VAINP - VAINN = 0V), and the positive full scale is 0x7FFFF (VAINP - VAINN = VREF). Any input

exceeding the available input range is limited to the minimum or maximum data value.

Table 15. DATA Register (Read Only)

BIT

D19

D18

D17

D16

D15

D14

D13

D12

DEFAULT

0

0

0

0

0

0

0

0

BIT

D11

D10

D9

D8

D7

D6

D5

D4

DEFAULT

0

0

0

0

0

0

0

0

BIT

D3

D2

D1

D0

0

0

0

0

DEFAULT

0

0

0

0

0

0

0

0

Table 16a. Output Data Format for the Unipolar Input Range

INPUT VOLTAGE

VAINP - VAINN

≥ VREF

DIGITAL OUTPUT CODE FOR UNIPOLAR RANGE

STRAIGHT BINARY FORMAT

0xFFFFF

VREF

×

1−



2

1

20

−





1

0xFFFFE

VREF

220 − 1

0

0x00001

0x00000

Maxim Integrated

  21

Share Link: