datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Lattice Semiconductor  >>> M4A3-192 PDF

M4A3-192 Hoja de datos - Lattice Semiconductor

M4A3-192 image

Número de pieza
M4A3-192

Other PDF
  no available.

PDF
DOWNLOAD     

page
62 Pages

File Size
849.1 kB

Fabricante
Lattice
Lattice Semiconductor 

GENERAL DESCRIPTION
The ispMACH™ 4A family from Lattice offers an exceptionally flexible architecture and delivers a superior Complex Programmable Logic Device (CPLD) solution of easy-to-use silicon products and software tools. The overall benefits for users are a guaranteed and predictable CPLD solution, faster time-to-market, greater flexibility and lower cost. The ispMACH 4A devices offer densities ranging from 32 to 512 macrocells with 100% utilization and 100% pin-out retention. The ispMACH 4A families offer 5-V (M4A5-xxx) and 3.3-V (M4A3-xxx) operation.


FEATURES
◆ High-performance, E2CMOS 3.3-V & 5-V CPLD families
◆ Flexible architecture for rapid logic designs
   — Excellent First-Time-FitTM and refit feature
   — SpeedLockingTM performance for guaranteed fixed timing
   — Central, input and output switch matrices for 100% routability and 100% pin-out retention
◆ High speed
   — 5.0ns tPD Commercial and 7.5ns tPD Industrial
   — 182MHz fCNT
◆ 32 to 512 macrocells; 32 to 768 registers
◆ 44 to 388 pins in PLCC, PQFP, TQFP, BGA, fpBGA and caBGA packages
◆ Flexible architecture for a wide range of design styles
   — D/T registers and latches
   — Synchronous or asynchronous mode
   — Dedicated input registers
   — Programmable polarity
   — Reset/ preset swapping
◆ Advanced capabilities for easy system integration
   — 3.3-V & 5-V JEDEC-compliant operations
   — JTAG (IEEE 1149.1) compliant for boundary scan testing
   — 3.3-V & 5-V JTAG in-system programming
   — PCI compliant (-5/-55/-6/-65/-7/-10/-12 speed grades)
   — Safe for mixed supply voltage system designs
   — Programmable pull-up or Bus-FriendlyTM inputs and I/Os
   — Hot-socketing
   — Programmable security bit
   — Individual output slew rate control
◆ Advanced E2CMOS process provides high-performance, cost-effective solutions
◆ Supported by ispDesignEXPERTTM software for rapid logic development
   — Supports HDL design methodologies with results optimized for ispMACH 4A
   — Flexibility to adapt to user requirements
   — Software partnerships that ensure customer success
◆ Lattice and third-party hardware programming support
   — LatticePROTM software for in-system programmability support on PCs
         and automated test equipment
   — Programming support on all major programmers including Data I/O, BP Microsystems,
         Advin, and System General

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
Ver
Fabricante
High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor
High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor
High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor
High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor
High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor
High-Performance EE CMOS In-System Programmable Logic
PDF
Unspecified
MACH 4 CPLD Family High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor
7ns, 3.3V high performance E2 CMOS in-system programmable logic
PDF
Lattice Semiconductor
ispMACH™ 4A CPLD Family High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor
ispMACH™ 4A CPLD Family High Performance E2CMOS® In-System Programmable Logic
PDF
Lattice Semiconductor

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]