UPD705100 Ver la hoja de datos (PDF) - NEC => Renesas Technology
Número de pieza
componentes Descripción
fabricante
UPD705100 Datasheet PDF : 66 Pages
| |||
µPD705100
5. INTERRUPTS
V830 interrupts include maskable interrupts, nonmaskable interrupts, and reset operations.
5.1 Maskable Interrupts
Maskable interrupt requests are themselves denoted by INT, and their interrupt levels by INTV0 to INTV3.
The following lists pin states and the corresponding interrupt levels.
Table 5-1. Interrupt Levels
Interrupt level
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
INTV3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
INTV2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
INTV1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
INTV0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
INT and INTV0 to INTV3 are level inputs. The V830 samples an INT at the rising edge of a bus clock
pulse. INT and INTV0 to INTV3 should be held at the active level until the V830 accepts the interrupt request and
posts to a peripheral, by software, notification of the acceptance of the interrupt request. Although a change to a higher
interrupt level is possible, the timing at which an interrupt request is detected cannot then be posted to peripheral.
Hence, an interrupt request made before such a change may be accepted. If the interrupt request input (INT, INTV0-
INTV3) fails to satisfy the setup time requirement for the bus clock pulse, the interrupt request will be detected at the
rising edge of the next bus clock pulse.
Upon accepting an interrupt request, the V830 jumps to a fixed address to start interrupt handling. The target
address of the jump is set to FE0000n0H (built-in RAM) or FFFFFEn0H (external memory), where n is the interrupt
level, either of which may be specified with the IHA bit of the system register, HCCW.
Caution Interrupt level 15 is reserved for use by development tools (in-circuit emulator, ROM emulator,
etc). If the user uses interrupt level 15, those development tools may fail to operate.
17
Share Link: 