LTC6994HS6-1-TRPBF Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
fabricante
LTC6994HS6-1-TRPBF Datasheet PDF : 28 Pages
| |||
LTC6994-1/LTC6994-2
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
(teNmDIpVe=ra1tutore2r2a1n),geR,SEoTth=er5w0kisteos8p0e0cki,ficRaLtOioADns=a5rke,aCtLTOAAD=
25°C.
= 5pF
Test conditions are V+ =
unless otherwise noted.
2.25V
to
5.5V,
IN
=
0V,
DIVCODE
=
0
to
15
SYMBOL
tr
PARAMETER
Output Rise Time (Note 8)
tf
Output Fall Time (Note 8)
CONDITIONS
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
MIN
TYP
MAX
UNITS
1.1
ns
1.7
ns
2.7
ns
1.0
ns
1.6
ns
2.4
ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTC6994C is guaranteed functional over the operating
temperature range of –40°C to 85°C.
Note 3: The LTC6994C is guaranteed to meet specified performance from
0°C to 70°C. The LTC6994C is designed, characterized and expected to
meet specified performance from –40°C to 85°C but it is not tested or
QA sampled at these temperatures. The LTC6994I is guaranteed to meet
specified performance from –40°C to 85°C. The LTC6994H is guaranteed
to meet specified performance from –40°C to 125°C. The LTC6994MP is
guaranteed to meet specified performance from –55°C to 125°C.
Note 4: Delay accuracy is defined as the deviation from the tDELAY
equation, assuming RSET is used to program the delay.
Note 5: See Operation section, Table 1 and Figure 2 for a full explanation
of how the DIV pin voltage selects the value of DIVCODE.
Note 6: The IN pin has hysteresis to accommodate slow rising or falling
signals. The threshold voltages are proportional to V+. Typical values can
be estimated at any supply voltage using:
VIN(RISING) ≈ 0.55 • V+ + 185mV and VIN(FALLING) ≈ 0.48 • V+ – 155mV
Note 7: To conform to the Logic IC Standard, current out of a pin is
arbitrarily given a negative value.
Note 8: Output rise and fall times are measured between the 10% and the
90% power supply levels with 5pF output load. These specifications are
based on characterization.
Note 9: Settling time is the amount of time required for the output to settle
within ±1% of the final delay after a 0.5× or 2× change in ISET .
Note 10: Jitter is the ratio of the deviation of the programmed delay to the
mean of the delay. This specification is based on characterization and is
not 100% tested.
Rev. C
For more information www.analog.com
5
Share Link: 