DS21458 Ver la hoja de datos (PDF) - Maxim Integrated

Número de pieza

componentes Descripción

fabricante

DS21458

Quad T1/E1/J1 Transceivers

Maxim Integrated 

DS21455/DS21458 Quad T1/E1/J1 Transceivers

Figure 38-2. Intel Bus Write Timing (BTS = 0 / MUX = 1) ....................................................................................... 254

Figure 38-3. Motorola Bus Timing (BTS = 1 / MUX = 1).......................................................................................... 255

Figure 38-4. Intel Bus Read Timing (BTS = 0 / MUX = 0) ....................................................................................... 257

Figure 38-5. Intel Bus Write Timing (BTS = 0 / MUX = 0) ....................................................................................... 257

Figure 38-6. Motorola Bus Read Timing (BTS = 1 / MUX = 0)................................................................................ 258

Figure 38-7. Motorola Bus Write Timing (BTS = 1 / MUX = 0) ................................................................................ 258

Figure 38-8. Receive Side Timing, Elastic Store Disabled (T1 Mode) .................................................................... 260

Figure 38-9. Receive Side Timing, Elastic Store Disabled (E1 Mode) .................................................................... 261

Figure 38-10. Receive Side Timing, Elastic Store Enabled (T1 Mode) ................................................................... 262

Figure 38-11. Receive Side Timing, Elastic Store Enabled (E1 Mode)................................................................... 263

Figure 38-12. Receive Line Interface Timing........................................................................................................... 264

Figure 38-13. Transmit Side Timing ........................................................................................................................ 266

Figure 38-14. Transmit Side Timing, Elastic Store Enabled.................................................................................... 267

Figure 38-15. Transmit Line Interface Timing.......................................................................................................... 268

7 of 269

Share Link: