NXP Semiconductors
74HC40105; 74HCT40105
4-bit x 16-word FIFO register
'
'
'
'
',5
6,
Fig 3. Functional diagram
05
6,
[
'$7$5(*,67(5
&21752//2*,&
05
4
4
4
4
2(
'25
62
DDD
'25
62
))
5
6
4
',5
4
))
5
6
4
4
))
5
6
4
[
4
))
5
6
4
'
&/ &/
&/ &/
&/ &/
'
/$7&+(6
/$7&+(6
/$7&+(6
'
'
SRVLWLRQ
SRVLWLRQWR
SRVLWLRQ
Fig 4.
LOW on S input of FF1 and FF5 sets Q output to HIGH independent of state on R input.
LOW on R input of FF2, FF3 and FF4 sets Q output to LOW independent of state on S input.
Logic diagram
))
5
6
4
2(
4
4
67$7(
287387
%8))(5
4
4
DDD
74HC_HCT40105
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 25 September 2013
© NXP B.V. 2013. All rights reserved.
3 of 37