Nexperia
4. Functional diagram
74HC4002; 74HCT4002
Dual 4-input NOR gate
$
%
&
'
$
%
&
'
<
<
DDD
Fig 1. Functional diagram
$
%
&
'
$
%
&
'
Fig 2. Logic symbol
<
<
DDD
DDD
Fig 3. IEC Logic symbol
5. Pinning information
5.1 Pinning
$
%
&
'
Fig 4. Logic diagram
<
DDD
+&
+&7
<
$
%
&
'
QF
*1'
9&&
<
'
&
%
$
QF
DDD
Fig 5. Pin configuration SOT108-1
+&
+&7
<
$
%
&
'
QF
*1'
9&&
<
'
&
%
$
QF
DDD
Fig 6. Pin configuration SOT337-1 and SOT402-1
74HC_HCT4002
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 26 May 2016
© Nexperia B.V. 2017. All rights reserved
2 of 15