
Connection Diagram
Unit Loading/Fan Out
Pin Names
Description
U.L.
HIGH/LOW
Input IIH/IIL
Output IOH/IOL
OE
Output Enable Input (Active LOW) 1.0/2.0
20 PA/1.2 mA
T/R
Transmit/Receive Input
1.0/2.0
20 PA/1.2 mA
A0–A7
Side A Inputs or
3-STATE Outputs
3.5/1.083
70 PA/0.65 mA
150/40(38.3) 3 mA/24 mA (20 mA)
B0–B7
Side B Inputs or
3-STATE Outputs
3.5/1.083
70 PA/0.65 mA
600/106.6(80) 12 mA/64 mA (48 mA)
Truth Table
H HIGH Voltage Level
L LOW Voltage Level
X Immaterial
Inputs
OE
T/R
L
L
L
H
H
X
Output
Bus B Data to Bus A
Bus A Data to Bus B
High Z State
www.fairchildsemi.com
2