IDT7007L25J Ver la hoja de datos (PDF) - Integrated Device Technology

Número de pieza

componentes Descripción

fabricante

IDT7007L25J

HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM

Integrated Device Technology 

IDT7007S/L

High-Speed 32K x 8 Dual-Port Static RAM

Military, Industrial and Commercial Temperature Ranges

Timing Waveform of Write with Port-to-Port Read and BUSY(2,5)

(M/S = VIH)(4)

tWC

ADDR"A"

MATCH

tWP

R/W"A"

tDW

tDH

DATAIN "A"

tAPS (1)

VALID

ADDR"B"

BUSY"B"

MATCH

tBDA

tBDD

tWDD

DATAOUT "B"

tDDD (3)

NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for M/S = VIL (SLAVE).

2. CEL = CER = VIL

3. OE = VIL for the reading port.

4. If M/S = VIL (SLAVE), then BUSY is an input (BUSY"A" = VIH and BUSY"B" = "don't care", for this example).

5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

VALID

2940 drw 13

Timing Waveform of Write with BUSY (M/S = VIL)

tWP

R/W"A"

tWB

BUSY"B"

tWH (1)

R/W"B"

(2)

NOTES:

1. tWH must be met for both BUSY input (SLAVE) and output (MASTER).

2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.

,

2940 drw 14

14

Share Link: