WM8772EDS Ver la hoja de datos (PDF) - Wolfson Microelectronics plc

Número de pieza

componentes Descripción

fabricante

WM8772EDS

24-bit, 192kHz 6-Channel Codec with Volume Control

Wolfson Microelectronics plc 

WM8772EDS – 28 PIN SSOP

Production Data

AUDIO INTERFACE FORMATS

Audio data is applied to the internal DAC filters, or output from the ADC filters, via the Digital Audio

Interface. 5 popular interface formats are supported:

• Left Justified mode

• Right Justified mode

• I2S mode

• DSP Early mode

• DSP Late mode

All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the

exception of 32 bit right justified mode, which is not supported.

In left justified, right justified and I2S modes, the digital audio interface receives DAC data on the

DIN1/2/3 inputs and outputs ADC data on DOUT. Audio Data for each stereo channel is time

multiplexed with LRC indicating whether the left or right channel is present. LRC is also used as a

timing reference to indicate the beginning or end of the data words.

In left justified, right justified and I2S modes, the minimum number of BCLKs per LRC period is 2

times the selected word length. LRC must be high for a minimum of word length BCLKs and low for a

minimum of word length BCLKs. Any mark to space ratio on LRC is acceptable provided the above

requirements are met.

In DSP early or DSP late mode, all 6 DAC channels are time multiplexed onto DIN1. LRC is used as

a frame sync signal to identify the MSB of the first word. The minimum number of BCLKs per LRC

period is 6 times the selected word length. Any mark to space ratio is acceptable on LRC provided

the rising edge is correctly positioned. The ADC data may also be output in DSP early or late modes,

with LRC used as a frame sync to identify the MSB of the first word. The minimum number of BCLKs

per LRC period is 2 times the selected word length if only the ADC is being operated.

LEFT JUSTIFIED MODE

In left justified mode, the MSB of DIN1/2/3 is sampled by the WM8772EDS on the first rising edge of

BCLK following a LRC transition. The MSB of the ADC data is output on DOUT and changes on the

same falling edge of BCLK as LRC and may be sampled on the rising edge of BCLK. LRC is high

during the left samples and low during the right samples (Figure 23).

1/fs

DACLRC/

ADCLRC

DACBCLK/

ADCBCLK

LEFT CHANNEL

RIGHT CHANNEL

DIN1/2/3/

DOUT

123

MSB

n-2 n-1 n

LSB

123

MSB

n-2 n-1 n

LSB

Figure 23 Left Justified Mode Timing Diagram

w

PD Rev 4.1 October 2004

24

Share Link: