LH540202
TIMING DIAGRAMS (cont’d)
CMOS 1024 × 9 Asynchronous FIFO
W
tWEF
EF
tRPE
R
NOTES:
1. tRPE = tRPW
2. tRPE: Effective Read Pulse Width after Empty Flag HIGH.
3. The Data Out pins (D0 - D8) are forced into a
high-impedance state whenever EF = LOW.
Figure 16. Empty Flag Timing
540202-10
R
tRFF
FF
W
NOTES:
1. tWPF = tWPW
2. tWPF: Effective Write Pulse Width after Full Flag HIGH.
Figure 17. Full Flag Timing
tWPF
540202-11
14