RT8800A
Rewriting Equation (3), we get
VF ×RCOMM
ILX_Valley × RLX
≥ RCSN
(4)
The technique mentioned above also provides output voltage
offset function specified by Intel ® VRD10.x. The offset
voltage level is calculated as:
VOFFSET = R ADJ VF
RCSN
Enough bias current is required for a Schottky to act like
a voltage source. Users should choose the appropriate
RCS based on the IV characteristic of the diode
(Figure 12)
I
IV Characteristic
Zone 1
Zone 2
V
Figure 12
Over Voltage Protection (OVP)
The RT8800A continuously monitors voltage at FB pin.
OVP is triggered if FB voltage is 500mV higher than the
voltage at PI pin. RT8800A latches off and turns on lower
MOSFET to protect the load from damage upon on OVP
trip. It can only be reset by DVD and VDD pins.
Current Ratio Setting
Current ratio adjustment is possible as described below.
It is important for achieving thermal balance in practical
application where thermal conditions between phases are
not identical. Figure 13 shows the application circuit of
GM for current ratio requirement. According to Basic Circuit
Theory, if
L X = (RSX//RPX )× CX then
RLX
VX = RPX ×ILX ×RLX
RSX + RPX
With other phase kept unchanged, this phase would share
(RPX+RSX)/RPX times current than other phases. Figure 14
and 15 show different current ratio setting for the power
stage when Phase 3 is programmed 2 times current than
other phases. Figure 16 and 17 compare the above current
ratio setting results.
According to Figure 12, the forward voltage of diode will
be different results from the different conduction current.
So when the characteristic of diode in the circuit you
design is in zone 1, this will result in Spec. mis-met. It is
because when the VCORE is changed during DVID, the
node VCORE - VF is also changed to produce the differential
conduction current of diode ΔI and the ΔI will result in
T
producing the differential forward voltage of diode ΔVF
Referring to Equation (1). The ΔVF would get ΔIX. Then
the VCORE must be subtracted the extra voltage V(EXT)(ΔIX
x RADJ ) during DVID. So you will get the ΔVCORE = V(MAX)
- V(MIN) - V(EXT) during DVID tests. In order to reduce the
T
effect results from diode. The better choice is to decrease
the Rcs to increase the conduction current of diode I to
get better V characteristic of diode in Zone 2.
LX
RSX
RLX
ILX
CX
+ VX -
RPX
VOUT
Figure 13
www.richtek.com
14
All brand name or trademark belong to their owner respectively
DS8800A-04 August 2007