
¡ Semiconductor
MSM51V16800D/DSL
CAS before RAS Refresh Cycle
RAS VIH –
VIL –
CAS VIH –
VIL –
WE VIH –
VIL –
DQ VOH –
VOL –
tRP
tRPC
tCP tCSR
tWRP
tOFF
tRC
tRAS
tCHR
tWRH
tRP
tRPC
tWRP
Open
Note: OE, Address = "H" or "L"
"H" or "L"
Hidden Refresh Read Cycle
RAS VIH –
VIL –
tCRP
tRC
tRAS
tRCD
tRSH
CAS
VIH
VIL
–
–
Address VIH –
,,, VIL–
WE
VIH
VIL
–
–
OE
VIH
VIL
–
–
PQRS^KLMDQVOH–
, VOL–
tRAD
tASC
tASR
tRAH
tCAH
Row
tRCS
Column
tRAL
tAA
tROH
tOEA
tCAC
tRAC tCLZ
tRC
tRP
tRAS
tRP
tCHR
tRRH
Valid Data-out
tOFF
tOEZ
"H" or "L"
13/17