datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

MC68HC05F4 Ver la hoja de datos (PDF) - Motorola => Freescale

Número de pieza
componentes Descripción
fabricante
MC68HC05F4 Datasheet PDF : 130 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
1
1.1
Features
• Fully static design featuring the industry-standard M68HC05 CPU core
• 3840 bytes of user ROM, plus 16 bytes for vectors
• 256 bytes of RAM
• 256 bytes of user EEPROM
• DTMF/melody generator
• 16-bit programmable timer with two input captures and two output compares
• 15 stage multipurpose core timer with timer overflow, real time interrupt and COP watchdog
• COP watchdog timer (mask option)
• Power saving STOP and WAIT modes
• I/O lines (8 with high-voltage, open-drain outputs)
– 44 QFP configuration – total of 32 dedicated bidirectional I/O pins
– 28 SOIC/PDIP configuration – total of 16 dedicated bidirectional I/O pins
• Keyboard interrupt facility on eight of the I/O lines
• Hardware interrupt with edge or edge-and-level sensitive interrupt trigger
• On-chip oscillator
• On-chip low voltage detection circuit
• Two selectable bus frequencies
• Power-on and power-off resets; low voltage detection circuitry (EEPROM)
• Available in 44-pin QFP package, 28-pin SOIC package and 28-pin PDIP package (ports C
and D not available in 28-pin packages)
1.2
Mask options for the MC68HC05F4
There are three mask options available on the MC68HC05F4: STOP instruction – enable/disable,
low voltage reset – enable/disable, and COP watchdog timer – enable/disable. These options are
programmed during fabrication and must be specified by the customer at the time of ordering.
MOTOROLA
1-2
INTRODUCTION
TPG
MC68HC05F4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]