IDT72V3673(2016) Ver la hoja de datos (PDF) - Integrated Device Technology

Número de pieza

componentes Descripción

fabricante

IDT72V3673
(Rev.:2016)

3.3 VOLT CMOS SyncFIFO™ WITH BUS-MATCHING

Integrated Device Technology 

IDT72V3653/72V3663/72V3673 3.3V CMOS SyncFIFOTM WITH

BUS-MATCHING 2,048 x 36, 4,096 x 36, and 8,192 x 36

COMMERCIAL TEMPERATURE RANGE

TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY

VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

(For 10ns speed grade only: Vcc = 3.3V ± 0.15V; TA = 0ο C to +70ο C; JEDEC JESD8-A compliant)

IDT72V3653L10(4) IDT72V3653L15

IDT72V3663L10(4) IDT72V3663L15

IDT72V3673L10(4) IDT72V3673L15

Symbol

Parameter

Min. Max. Min. Max. Unit

fS

Clock Frequency, CLKA or CLKB

—

100

— 66.7 MHz

tCLK

Clock Cycle Time, CLKA or CLKB

10

—

15

—

ns

tCLKH

Pulse Duration, CLKA or CLKB HIGH

4.5

—

6

—

ns

tCLKL

Pulse Duration, CLKA and CLKB LOW

4.5

—

6

—

ns

tDS

Setup Time, A0-A35 before CLKA↑ and B0-B35 before CLKB↑

3

—

4

—

ns

tENS1

Setup Time, CSA and W/RA before CLKA↑; CSB and W/RB before CLKB↑

4

—

4.5

—

ns

tENS2

Setup Time, ENA, and MBA before CLKA↑; ENB and MBB before CLKB↑

3

—

4.5

—

ns

tRSTS

Setup Time, RS1 or PRS LOW before CLKA↑ or CLKB↑(1)

5

—

5

—

ns

tFSS

Setup Time, FS0, FS1 and FS2 before RS1 HIGH

7.5

—

7.5

—

ns

tBES

Setup Time, BE/FWFT before RS1 HIGH

7.5

—

7.5

—

ns

tSDS

Setup Time, FS0/SD before CLKA↑

3

—

4

—

ns

tSENS

Setup Time, FS1/SENbefore CLKA↑

3

—

4

—

ns

tFWS

Setup Time, FWFT before CLKA↑

0

—

0

—

ns

tDH

Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑

0.5

—

1

—

ns

tRTMS Setup Time, RTM before RT1; RTM before RT2

5

—

5

—

ns

tENH

Hold Time, CSA, W/RA, ENA, and MBA after CLKA↑; CSB, W/RB, ENB, and MBB

after CLKB↑

0.5

—

1

—

ns

tRSTH

Hold Time, RS1 or PRS LOW after CLKA↑ or CLKB↑(1)

4

—

4

—

ns

tFSH

Hold Time, FS0, FS1 and FS2 after RS1 HIGH

2

—

2

—

ns

tBEH

Hold Time, BE/FWFT after RS1 HIGH

2

—

2

—

ns

tSDH

Hold Time, FS0/SD after CLKA↑

0.5

—

1

—

ns

tSENH

Hold Time, FS1/SEN HIGH after CLKA↑

0.5

—

1

—

ns

tSPH

Hold Time, FS1/SEN HIGH after RS1 HIGH

2

—

2

—

ns

tRTMH Hold Time, RTM after RT1; RTM after RT2

5

—

5

—

ns

tSKEW1(2) Skew Time between CLKA↑ and CLKB↑ for EF/OR and FF/IR

5

—

7.5

—

ns

tSKEW2(2,3) Skew Time between CLKA↑ and CLKB↑ for AE and AF

12

—

12

—

ns

NOTES:

1. Requirement to count the clock edge as one of at least four needed to reset a FIFO.

2. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

3. Design simulated, not tested.

4. For 10ns speed grade: Vcc = 3.3V ± 0.15V; TA = 0° to +70°.

8

Share Link: