GL850G USB 2.0 Low-Power HUB Controller
LIST OF FIGURES
FIGURE 3.1-GL850G 48 PIN LQFP PINOUT DIAGRAM................................................... 9
FIGURE 4.1 – GL850G BLOCK DIAGRAM (SINGLE TT) ................................................... 13
FIGURE 5.1 – OPERATING IN USB 1.1 SCHEME................................................................. 15
FIGURE 5.2 – OPERATING IN USB 2.0 SCHEME................................................................. 16
FIGURE 5.3 – POWER ON SEQUENCE OF GL850G............................................................. 17
FIGURE 5.4 – TIMING OF PGANG/SUSPEND STRAPPING .............................................. 17
FIGURE 5.5 – INDIVIDUAL/GANG MODE SETTING .......................................................... 18
FIGURE 5.6 – SELF/BUS POWER SETTING ...................................................................... 18
FIGURE 5.7 – LED CONNECTION ...................................................................................... 19
FIGURE 5.8 – SCHEMATICS BETWEEN GL850G AND 93C46............................................ 20
FIGURE 7.1 – GL850G 48 PIN LQFP PACKAGE............................................................... 24
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 5