
DS21455/DS21458 Quad T1/E1/J1 Transceivers
Figure 38-4. Intel Bus Read Timing (BTS = 0 / MUX = 0)
A0 to A9
D0 to D7
WR
CS
RD*
Address Valid
t1
t2
t3
Data Valid
t5
t4
Figure 38-5. Intel Bus Write Timing (BTS = 0 / MUX = 0)
A0 to A9
D0 to D7
RD
CS
WR
Address Valid
t1
t2
t6
t7
t8
t4
257 of 270