+3.3V, 2.5Gbps, SDH/SONET 16:1 Serializer
with Clock Synthesis and LVDS Inputs
PD+
D
PD-
VPD-
SINGLE-ENDED OUTPUT
VPD+
VPD+ - VPD-
DIFFERENTIAL OUTPUT
0V (DIFF)
RL = 100Ω
|VOD|
V VOD
VOH
VOS
VOL
+VOD
0V
-VOD
VODp-p = VPD+ - VPD-
Figure 5. Driver Output Levels
_______________________________________________________________________________________ 9