AD7920BRM Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
fabricante
AD7920BRM Datasheet PDF : 24 Pages
| |||
AD7910/AD7920
Parameter1
LOGIC INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN, SCLK Pin
Input Current, IIN, CS Pin
Input Capacitance, CIN6
LOGIC OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Floating-State Leakage Current
Floating-State Output Capacitance6
Output Coding
CONVERSION RATE
Conversion Time
Track-and-Hold Acquisition Time3
Throughput Rate
POWER REQUIREMENTS
VDD
IDD
Normal Mode (Static)
Normal Mode (Operational)
Full Power-Down Mode
Power Dissipation7
Normal Mode (Operational)
Full Power-Down
A Grade 1, 2 B Grade1, 2
2.4
2.4
1.8
1.8
0.8
0.8
0.4
0.4
±0.5
±0.5
±10
±10
5
5
VDD − 0.2
VDD − 0.2
0.4
0.4
±1
±1
5
5
Straight (natural) binary
3.2
3.2
250
250
250
250
2.35/5.25
2.35/5.25
2.5
2.5
1.2
1.2
3
3
1.4
1.4
1
1
15
15
4.2
4.2
5
5
3
3
1 Temperature range from −40°C to +85°C.
2 Operational from VDD = 2.0 V, with input low voltage (VINL) 0.35 V max.
3 See the Terminology section.
4 B Grade, maximum specifications apply as typical figures when VDD = 4.75 V to 5.25 V.
5 SC70 values guaranteed by characterization.
6 Guaranteed by characterization.
7 See the Power vs. Throughput Rate section.
Unit
V min
V min
V max
V max
μA max
nA typ
pF max
V min
V max
μA max
pF max
Test Conditions/Comments
VDD = 2.35 V
VDD = 3.6 V to 5.25 V
VDD = 2.35 V to 3.6 V
Typically 10 nA, VIN = 0 V or VDD
ISOURCE = 200 μA, VDD = 2.35 V to 5.25 V
ISINK = 200 μA
μs max
ns max
kSPS max
16 SCLK cycles with SCLK at 5 MHz
See the Serial Interface section
V min/max
mA typ
mA typ
mA max
mA max
μA max
Digital I/Ps = 0 V or VDD
VDD = 4.75 V to 5.25 V, SCLK on or off
VDD = 2.35 V to 3.6 V, SCLK on or off
VDD = 4.75 V to 5.25 V, fSAMPLE = 250 kSPS
VDD = 2.35 V to 3.6 V, fSAMPLE = 250 kSPS
Typically 50 nA
mW max
mW max
μW max
μW max
VDD = 5 V, fSAMPLE = 250 kSPS
VDD = 3 V, fSAMPLE = 250 kSPS
VDD = 5 V
VDD = 3 V
Rev. C | Page 5 of 24
Share Link: 