74V2G07
TRIPLE BUFFER (OPEN DRAIN)
s HIGH SPEED: tPD =3.7ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 1µA(MAX.) at TA=25°C
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
s POWER DOWN PROTECTION ON INPUT
s OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 5.5V
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74V2G07 is an advanced high-speed CMOS
TRIPLE BUFFER (OPEN DRAIN) fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology.
The internal circuit is composed of 2 stages
including buffer output, which provide high noise
immunity and stable output.
PRELIMINARY DATA
SOT 23-8L
SOT323-8L
ORDER CODES
PACKAGE
SOT23-8L
SOT323-8L
T&R
74V2G07STR
74V2G07CTR
Power down protection is provided on input and 0
to 7V can be accepted on input with no regard to
the supply voltage. This device can be used to
interface 5V to 3V.
PIN CONNECTION AND IEC LOGIC SYMBOLS
November 2001
1/9
This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.