datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

XRT83SL38 Ver la hoja de datos (PDF) - Exar Corporation

Número de pieza
componentes Descripción
fabricante
XRT83SL38 Datasheet PDF : 89 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
XRT83SL38
OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.1.0
PRELIMINARY
SIGNAL NAME
TQFP
PIN #
BGA
LEAD #
TYPE
DESCRIPTION
TXTSEL
84
V11
I Transmit Termination Select - Hardware Mode
When this pin is “Low” the transmit line termination is determined only by an
external resistor. When “High”, the transmit termination is realized only by the
internal resistor.
TERSEL1
TERSEL0
85
T11
86
R11
TXTSEL TX Termination
0
External
1
Internal
NOTES:
1. This pin is internally pulled “Low” with a 50kresistor.
2. In Hardware mode all channels share the same TXTSEL control
function.
I Termination Impedance Select bit 1:
Termination Impedance Select bit 0:
In the Hardware mode and in the internal termination mode (TXTSEL=”1”
and RXTSEL=”1”) TERSEL[1:0] control the transmit and receive termination
impedance according to the following table.
TERSEL1 TERSEL0 Termination
0
0
100
0
1
110
1
0
75
1
1
120
TEST
ICT
87
U12
88
V12
In the internal termination mode the receiver termination of each receiver is
realized completely by internal resistors or by the combination of internal and
one fixed external resistor (see description of RXRES[1:0] pins).
In the internal termination mode the transformer ratio of 1:2 and 1:1 is
required for transmitter and receiver respectively with the transmitter output
AC coupled to the transformer.
NOTES:
1. This pin is internally pulled “Low” with a 50kresistor.
2. In Hardware mode, all channels share the same TERSEL control
function.
3. In the external termination mode a 1:2 or 1:2.45 transformer ratio
must be used for the transmitter.
I Manufacturing Test:
NOTE: For normal operation this pin must be tied to ground.
I In-Circuit Testing (Active “Low”):
When this pin is tied “Low”, all output pins are forced to a high impedance
state for in-circuit testing.
Pulling RESET and ICT pins “Low” simultaneously will put the chip in factory
test mode. This condition should not be permitted during normal operation.
NOTE: This pin is internally pulled “High” with a 50kresistor.
19

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]