datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

MT48LC16M16A2F4-7E Ver la hoja de datos (PDF) - Micron Technology

Número de pieza
componentes Descripción
fabricante
MT48LC16M16A2F4-7E
Micron
Micron Technology 
MT48LC16M16A2F4-7E Datasheet PDF : 86 Pages
First Prev 71 72 73 74 75 76 77 78 79 80 Next Last
256Mb: x4, x8, x16 SDRAM
AUTO REFRESH Operation
AUTO REFRESH Operation
The AUTO REFRESH command is used during normal operation of the device to refresh
the contents of the array. This command is nonpersistent, so it must be issued each
time a refresh is required. All active banks must be precharged prior to issuing an AUTO
REFRESH command. The AUTO REFRESH command should not be issued until the
minimum tRP is met following the PRECHARGE command. Addressing is generated by
the internal refresh controller. This makes the address bits “Don’t Care” during an AU-
TO REFRESH command.
After the AUTO REFRESH command is initiated, it must not be interrupted by any exe-
cutable command until tRFC has been met. During tRFC time, COMMAND INHIBIT or
NOP commands must be issued on each positive edge of the clock. The SDRAM re-
quires that every row be refreshed each tREF period. Providing a distributed AUTO RE-
FRESH command—calculated by dividing the refresh period (tREF) by the number of
rows to be refreshed—meets the timing requirement and ensures that each row is re-
freshed. Alternatively, to satisfy the refresh requirement a burst refresh can be employed
after every tREF period by issuing consecutive AUTO REFRESH commands for the num-
ber of rows to be refreshed at the minimum cycle rate (tRFC).
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. S 12/12 EN
79
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 1999 Micron Technology, Inc. All rights reserved.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]