datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
HOME  >>>  Skyworks Solutions  >>> SI5335 PDF

SI5335 Datasheet - Skyworks Solutions

SI5335 image

Part Name
SI5335

Other PDF
  no available.

PDF
DOWNLOAD     

page
47 Pages

File Size
1.2 MB

MFG CO.
Skyworks
Skyworks Solutions 

Description
   The Si5335 is a highly flexible clock generator capable of synthesizing four completely non-integer-related frequencies up to 350 MHz. The device has four banks of outputs with each bank supporting one differential pair or two single-ended outputs. Using Silicon Laboratories patented MultiSynth fractional divider technology, all outputs are guaranteed to have 0 ppm frequency synthesis error regardless of configuration, enabling the replacement of multiple clock ICs and crystal oscillators with a single device. 

Features
◾ Low power MultiSynth™ technology
   enables independent, any-frequency
   synthesis of four frequencies
◾ Configurable as a clock generator or
   clock buffer device
◾ Three independent, user-assignable, 
   pin-selectable device configurations
◾ Highly-configurable output drivers with
   up to four differential outputs, eight
   single-ended clock outputs, or a
   combination of both
◾ Low phase jitter of 0.7 ps RMS
◾ Flexible input reference:
   • External crystal: 25 or 27 MHz
   • CMOS input: 10 to 200 MHz
   • SSTL/HSTL input: 10 to 350 MHz
   • Differential input: 10 to 350 MHz
◾ Independently configurable outputs
   support any frequency or format:
   • LVPECL/LVDS/CML: 1 to 350 MHz
   • HCSL: 1 to 250 MHz
   • CMOS: 1 to 200 MHz
   • SSTL/HSTL: 1 to 350 MHz
◾ Independent output voltage per driver:
   1.5, 1.8, 2.5, or 3.3 V
◾ Single supply core with excellent
   PSRR: 1.8, 2.5, 3.3 V
◾ Up to five user-assignable pin
   functions simplify system design:
   SSENB (spread spectrum control),
   RESET, Master OEB or OEB per pin,
   and Frequency plan select
   (FS1, FS0)
◾ Loss of signal alarm
◾ PCIe Gen 1/2/3/4 common clock
   compliant
◾ PCIe Gen 3 SRNS Compliant
◾ Two selectable loop bandwidth
   settings: 1.6 MHz or 475 kHz
◾ Easy to customize with web-based
   utility
◾ Small size: 4 x 4 mm, 24-QFN
◾ Low power (core):
   • 45 mA (PLL mode)
   • 12 mA (Buffer mode)
◾ Wide temperature range: –40 to
   +85 °C

Applications
◾ Ethernet switch/router
◾ PCI Express Gen 1/2/3/4
◾ PCIe jitter attenuation
◾ DSL jitter attenuation
◾ Broadcast video/audio timing
◾ Processor and FPGA clocking
◾ MSAN/DSLAM/PON
◾ Fibre Channel, SAN
◾ Telecom line cards
◾ 1 GbE and 10 GbE


Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]