datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
HOME  >>>  Semiconductor Corporation  >>> P1754-20GMB PDF

P1754-20GMB Datasheet - Semiconductor Corporation

PACE1754 image

Part Name
P1754-20GMB

Other PDF
  no available.

PDF
DOWNLOAD     

page
20 Pages

File Size
167.8 kB

MFG CO.
PYRAMID
Semiconductor Corporation 

PACE1754 PROCESSOR INTERFACE CIRCUIT DESCRIPTION

   The PACE1754 Processor Interface Circuit (PIC) is a single chip implementation of many special system functions that are often required when using the PACE1750A/AE, single chip, 40MHz CMOS Microprocessor. The PIC allows a system designer to design a higher performance, more effecient microprocessor system which uses less power and takes up less board space than was previously possible.

FEATURES
◾ The PACE1754 (PIC) is a support chip for the
   PACE1750A/AE Processor. It eliminates the SSI/
   MSI Logic and external system functions
   required in typical 1750A implementations.
◾ Provides a significant savings in part-count and
   power dissipation enhancing reliability and
   overall system speed performance.
◾ Provides an optimal interface when used with
   the PACE1753 MMU/COMBO in a full 1750A
   implementation.
◾ Provides the following additional important
   system functions:
   — Programmable READY for memory and I/O
   — Automatic READY during self-test and
      internal I/O instructions
   — 100KHz timer clock output provided
   — Programmable system watchdog—ranges
      from 1 µs to 1 minute
   — Programmable Bus time-out function
   — Memory Parity generation/detection
   — Error detection of unimplemented memory
      and/or I/O space addressing
   — First failing memory address register for
      diagnostics
   — High drive three-state address latches
   — Built-in system test program—automatically
      tests the PACE1750A/AE CPU, PACE1753
      MMU/COMBO, PACE1754 PIC and system
      address lines as well as memory and I/O
      strobes
   — System configuration decoding and buffering
   — Interrupt acknowledge decoder and strobe
   — Start up ROM support per MIL-STD-1750A
   — Memory or I/O READ/WRITE three-state
      strobes with external three-state control for
      DMA applications
◾ 20, 30 and 40 MHz operation over full Military
   Temperature Range
◾ Single 5V ± 10% Power Supply
◾ Power Dissipation over Military Temperature
   Range
   < 0.25 watts at 20 MHz
   < 0.30 watts at 30 MHz
   < 0.35 watts at 40 MHz
◾ Available in:
   — 64-Pin DIP or Gull Wing (50 Mil Pin centers)
   — 68-Pin Pin Grid Array (PGA) (100 Mil centers)
   — 68-Lead Quad Pack


Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]