N74F113N Datasheet - Philips Electronics
MFG CO.

Philips Electronics
DESCRIPTION
The 74F113, dual negative edge-triggered JK-type flip-flop, features individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level at the other inputs.
FEATURE
• Industrial temperature range available (–40°C to +85°C)
Page Link's:
1
2
3
4
5
6
7
8
9
10
More Pages
Part Name
Description
View
MFG CO.
Dual J-K Negative-edge-triggered Flip-Flops(with Clear)
Hitachi -> Renesas Electronics
Dual J-K negative edge-triggered flip-flop
Philips Electronics
Dual J-K negative edge-triggered flip-flop
Philips Electronics
Positive J-K positive edge-triggered flip-flops
Philips Electronics
Dual J-K negative edge-triggered flip-flop with common clock and reset
Philips Electronics
Dual J-K Positive-Edge-Triggered Flip-Flop
IK Semicon Co., Ltd
Dual J-K Negative-edge-triggered Flip-Flops(with Preset, Common Clear and Common Clock)
Hitachi -> Renesas Electronics
Dual J-K Negative-edge-triggered Flip-Flops (with Preset, Common Clear and Common Clock)
Renesas Electronics
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
Fairchild Semiconductor
Dual J-K Negative-edge-triggeredFlip-Flops (with Clear)
Renesas Electronics