MAX9310A Datasheet - Maxim Integrated
MFG CO.

Maxim Integrated
General Description
The MAX9310A is a fast, low-skew 1:5 differential driver with selectable LVPECL inputs and LVDS outputs, designed for clock distribution applications. This device features an ultra-low propagation delay of 340ps with 48mA of supply current.
FEATUREs
♦ Guaranteed 1.0GHz Operating Frequency
♦ 8.0ps Output-to-Output Skew
♦ 340ps Propagation Delay
♦ Accepts LVPECL and Differential HSTL Inputs
♦ Synchronous Output Enable/Disable
♦ Two Selectable Differential Inputs
♦ 3V to 3.6V Supply Voltage
♦ On-Chip Reference for Single-Ended Operation
♦ ESD Protection: ±2kV (Human Body Model)
♦ Input Bias Resistors Drive Output Low for Open
Inputs
APPLICATIONs
Data and Clock Drivers and Buffers
Central-Office Backplane Clock Distribution
DSLAM
Base Stations
ATE
Page Link's:
1
2
3
4
5
6
7
8
9
10
More Pages
Part Name
Description
View
MFG CO.
Dual 1:5 Differential Clock Drivers with LVPECL Inputs and LVDS Outputs
Maxim Integrated
+3.3V, 622Mbps, SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs
Maxim Integrated
+3.3V, 622Mbps, SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs
Maxim Integrated
+3.3V, 622Mbps, SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs ( Rev : 1999 )
Maxim Integrated
+3.3V, 622Mbps, SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs ( Rev : 1997 )
Maxim Integrated
+3.3V, 2.5Gbps, SDH/SONET 16:1 Serializer with Clock Synthesis and LVDS Inputs
Maxim Integrated
1:10 LVPECL Fanout Buffer with Selectable Clock Input
Cypress Semiconductor
1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver
Maxim Integrated
1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver
Maxim Integrated
Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs
Fairchild Semiconductor