datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
HOME  >>>  Integrated Silicon Solution  >>> IS43R86400E-5TL PDF

IS43R86400E-5TL Datasheet - Integrated Silicon Solution

IS43R32160E image

Part Name
IS43R86400E-5TL

Other PDF
  no available.

PDF
DOWNLOAD     

page
33 Pages

File Size
908.8 kB

MFG CO.
ISSI
Integrated Silicon Solution 

DEVICE OVERVIEW
ISSI’s 512-Mbit DDR SDRAM achieves high speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 536,870,912-bit memory array is internally organized as four banks of 128Mb to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence and CAS latency enable further advantages. 


FEATURES
• VDD and VDDQ: 2.5V ± 0.2V (-5, -6)
• VDD and VDDQ: 2.5V ± 0.1V (-4)
• SSTL_2 compatible I/O
• Double-data rate architecture; two data transfers
   per clock cycle
• Bidirectional, data strobe (DQS) is transmitted/
   received with data, to be used in capturing data
   at the receiver
• DQS is edge-aligned with data for READs and
   centre-aligned with data for WRITEs
• Differential clock inputs (CK and CK)
• DLL aligns DQ and DQS transitions with CK
   transitions
• Commands entered on each positive CK edge;
   data and data mask referenced to both edges of
   DQS
• Four internal banks for concurrent operation
• Data Mask for write data. DM masks write data
   at both rising and falling edges of data strobe
• Burst Length: 2, 4 and 8
• Burst Type: Sequential and Interleave mode
• Programmable CAS latency: 2, 2.5 and 3
• Auto Refresh and Self Refresh Modes
• Auto Precharge


Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]