CP709(2006) Datasheet - Central Semiconductor
MFG CO.

Central Semiconductor
PROCESS DETAILS
Process EPITAXIAL PLANAR
Die Size 41.3 x 41.3 MILS
Die Thickness 9.0 MILS
Base Bonding Pad Area 9.5 x 9.2 MILS
Emitter Bonding Pad Area 12.8 x 10.2 MILS
Top Side Metalization Al - 30,000Å
Back Side Metalization Au - 18,000Å
Part Name
Description
View
MFG CO.
Power Transistor NPN - Low Saturation Transistor Chip
Central Semiconductor
Power Transistor NPN - Low Saturation Transistor Chip ( Rev : 2003 )
Central Semiconductor
PNP Low-Saturation Transistor
ON Semiconductor
PNP Low Saturation Transistor
Fairchild Semiconductor
PNP Low Saturation Transistor
Fairchild Semiconductor
PNP Low Saturation Transistor
ON Semiconductor
PNP Low Saturation Transistor ( Rev : 1999 )
Fairchild Semiconductor
PNP Low Saturation Transistor
Fairchild Semiconductor
PNP Low Saturation Transistor ( Rev : 1998 )
Fairchild Semiconductor
PNP Low Saturation Transistor
Fairchild Semiconductor