datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
HOME  >>>  Nexperia B.V. All rights reserved  >>> 74CBTLV3257PW PDF

74CBTLV3257PW Datasheet - Nexperia B.V. All rights reserved

74CBTLV3257 image

Part Name
74CBTLV3257PW

Other PDF
  2023  

PDF
DOWNLOAD     

page
21 Pages

File Size
356.3 kB

MFG CO.
NEXPERIA
Nexperia B.V. All rights reserved 

General description
   The 74CBTLV3257 provides a quad 1-of-2 high-speed multiplexer/demultiplexer with common select (S) and output enable (OE) inputs. The low ON resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. When pin OE = LOW, one of the two switches is selected (low-impedance ON-state) with pin S. When pin OE = HIGH, all switches are in the high-impedance OFF-state, independent of pin S.

Features and benefits
• Supply voltage range from 2.3 V to 3.6 V
• High noise immunity
• Complies with JEDEC standard:
   • JESD8-5 (2.3 V to 2.7 V)
   • JESD8-B/JESD36 (2.7 V to 3.6 V)
• 5 Ω switch connection between two ports
• Rail to rail switching on data I/O ports
• CMOS low power consumption
• Latch-up performance exceeds 250 mA per JESD78B Class I level A
• IOFF circuitry provides partial Power-down mode operation
• ESD protection:
   • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
   • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C


Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]