CY8C5265LTI-LP050 View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
MFG CO.
CY8C5265LTI-LP050 Datasheet PDF : 114 Pages
| |||
PSoC® 5LP: CY8C52LP Family
Datasheet
1. Architectural Overview
Introducing the CY8C52LP family of ultra low power, flash Programmable System-on-Chip (PSoC) devices, part of a scalable 8-bit
PSoC 3 and 32-bit PSoC 5LP platform. The CY8C52LP family provides configurable blocks of analog, digital, and interconnect circuitry
around a CPU subsystem. The combination of a CPU with a flexible analog subsystem, digital subsystem, routing, and I/O enables
a high level of integration in a wide variety of consumer, industrial, and medical applications.
Figure 1-1. Simplified Block Diagram
4 to 25 MHz
( Optional)
32.768 KHz
( Optional)
System Wide
Resources
Xtal
Osc
IMO
RTC
Timer
WDT
and
Wake
ILO
Clocking System
Power Management
System
POR and
LVD
Sleep
Power
1.8 V LDO
SMP
Digital Interconnect
Analog Interconnect
Digital System
Universal Digital Block Array (24 x UDB)
8- Bit Quadrature Decoder
Timer
UDB
UDB
16- Bit
PWM
UDB
16- Bit PRS
UDB
UDB
UDB
UDB
I 2C Slave
UDB
UDB
8- Bit SPI
UDB
UDB
UART
UDB
UDB
12- Bit SPI
UDB
UDB
8- Bit
Timer
Logic
UDB
UDB
UDB
Logic
UDB
12- Bit PWM
UDB
UDB
UDB
UDB
UDB
I2C
Master/
Slave
4x
Timer
Counter
PWM
FS USB
2.0
System Bus
Memory System
EEPROM
SRAM
CPU System
Cortex M3CPU
Interrupt
Controller
EMIF
FLASH
Cache
Controller
PHUB
DMA
Program &
Debug
Program
Debug &
Trace
Boundary
Scan
LCD Direct
Drive
Temperature
Sensor
CapSense
DAC
Analog System
ADC
SAR
ADC
+
2x
CMP
-
USB
PHY
22
0. 5 to5.5 V
( Optional)
Figure 1-1 illustrates the major components of the CY8C52LP
family. They are:
ARM Cortex-M3 CPU subsystem
Nonvolatile subsystem
Programming, debug, and test subsystem
Inputs and outputs
Clocking
Power
Digital subsystem
Analog subsystem
PSoC’s digital subsystem provides half of its unique
configurability. It connects a digital signal from any peripheral to
any pin through the digital system interconnect (DSI). It also
provides functional flexibility through an array of small, fast, low
power UDBs. PSoC Creator provides a library of pre-built and
tested standard digital peripherals (UART, SPI, LIN, PRS, CRC,
timer, counter, PWM, AND, OR, and so on) that are mapped to
the UDB array. You can also easily create a digital circuit using
boolean primitives by means of graphical design entry. Each
UDB contains programmable array logic (PAL)/programmable
logic device (PLD) functionality, together with a small state
machine engine to support a wide variety of peripherals.
Document Number: 001-84933 Rev. *L
Page 4 of 114
Share Link: 