MPC9772 Data Sheet
fVCO
QA
QC
QSYNC
QA
QC
QSYNC
QC(2)
QA(6)
QSYNC
QA(4)
QC(6)
QSYNC
QC(2)
QA(8)
QSYNC
QA(6)
QC(8)
QSYNC
QA(12)
QC(2)
QSYNC
1:1 Mode
2:1 Mode
3:1 Mode
3:2 Mode
4:1 Mode
4:3 Mode
6:1 Mode
3.3V 1:12 LVCMOS PLL CLOCK GENERATOR
Figure 6. QSYNC Timing Diagram
MPC9772 REVISION 7 JANUARY 8, 2013
10
©2013 Integrated Device Technology, Inc.