NXP Semiconductors
4. Functional diagram
74HC20; 74HCT20
Dual 4-input NAND gate
$
%
&
'
$
%
&
'
<
<
DDD
Fig 1. Functional diagram
$
%
&
'
$
%
&
'
Fig 2. Logic symbol
<
<
DDD
DDD
Fig 3. IEC Logic symbol
5. Pinning information
5.1 Pinning
$
%
&
'
Fig 4. Logic diagram
<
DDD
+&
+&7
$
%
QF
&
'
<
*1'
9&&
'
&
QF
%
$
<
DDD
Fig 5. Pin configuration SOT27-1 and SOT108-1
+&
+&7
$
%
QF
&
'
<
*1'
9&&
'
&
QF
%
$
<
DDD
Fig 6. Pin configuration SOT337-1 and SOT402-1
74HC_HCT20
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 3 September 2012
© NXP B.V. 2012. All rights reserved.
2 of 16