IDT5P49V5901 View Datasheet(PDF) - Integrated Device Technology
Part Name
Description
MFG CO.
IDT5P49V5901 Datasheet PDF : 35 Pages
| |||
PRELIMINARY DATASHEET
PROGRAMMABLE CLOCK GENERATOR
Description
Features
IDT5P49V5901
The IDT5P49V5901 is a programmable clock generator
intended for high performance consumer, networking,
industrial, computing, and data-communications
applications. Configurations may be stored in on-chip
One-Time Programmable (OTP) memory or changed using
I2C interface. This is IDTs fifth generation of programmable
clock technology (VersaClock® 5).
The frequencies are generated from a single reference
clock. The reference clock can come from one of the two
redundant clock inputs. A glitchless manual switchover
function allows one of the redundant clocks to be selected
during normal operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function,
partial power-down), regional standards (US, Japan,
Europe) or system production margin testing.
The device may be configured to use one of two I2C
addresses to allow multiple devices to be used in a system.
Pin Assignment
CLKIN
CLKINB
XOUT
XIN/REF
VDDA
CLKSEL
24 23 22 21 20 19
1
18
2
17
3
16
EPAD
4
15
5
14
6
13
7 8 9 10 11 12
VDDO2
OUT2
OUT2B
VDDO3
OUT3
OUT3B
24-pin VFQFPN
• Generates up to four independent output frequencies
• High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
• Four fractional output dividers (FODs)
• Independent Spread Spectrum capability on each output
pair
• Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
• I2C serial programming interface
• One reference LVCMOS output clock
• Four universal output pairs:
– Each configurable as one differential output pair or
two LVCMOS outputs
• I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os - LVPECL, LVDS and HCSL
• Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 5MHz
to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Input
(CLKIN, CLKINB) – 5MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
• Output frequency ranges:
– LVCMOS Clock Outputs – 5MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
5MHz to 350MHz
• Individually selectable output voltage (1.8V, 2.5V, 3.3V)
for each output pair
• Redundant clock inputs with manual switchover
• Programmable loop bandwidth
• Programmable slew rate control
• Programmable crystal load capacitance
• Individual output enable/disable
• Power-down mode
• 1.8V, 2.5V or 3.3V core VDDD, VDDA
• Available in 24-pin VFQFPN 4mm x 4mm package
• -40° to +85°C industrial temperature operation
IDT® PROGRAMMABLE CLOCK GENERATOR
1
IDT5P49V5901
REV A 031014
Share Link: 