NXP Semiconductors
12. Waveform and test circuit
74HC4040; 74HCT4040
12-stage binary ripple counter
VI
MR input
VM
tW
VI
CP input
1/fmax
trec
VM
tPHL
Q0 or Qn
output
10 %
tPLH
90 %
tTLH
tW
90 %
tPHL
VM
10 %
tTHL
001aad590
Fig 8.
74HC4040: VM = 50 %; VI = GND to VCC.
74HCT4040: VM = 1.3 V; VI = GND to 3 V.
Clock propagation delays, pulse width, transition times, maximum pulse frequency and master resets
74HC_HCT4040
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 20 March 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
10 of 20