Connection Diagram
Logic Diagram
Pin Descriptions
Pin Names
OE
LE
CLK
I1 - I18
O1 - O18
Description
Output Enable Input (Active LOW)
Latch Enable Input
Clock Input
Data Inputs
3-STATE Outputs
Truth Table
Inputs
Outputs
OE
LE
CLK
In
On
H
X
X
X
Z
L
H
X
L
L
L
H
X
H
H
L
L
↑
L
L
L
L
↑
H
H
L
L
H
L
L
L
H = Logic HIGH
L = Logic LOW
X = Don’t Care, but not floating
Z = High Impedance
↑ = LOW-to-HIGH Clock Transition
X
O0 (Note 1)
X
O0 (Note 2)
Note 1: Output level before the indicated steady-state input conditions
were established provided that CLK was HIGH before LE went LOW.
Note 2: Output level before the indicated steady-state input conditions
were established.
www.fairchildsemi.com
2