QL8025-8PQ208M View Datasheet(PDF) - QuickLogic Corporation
Part Name
Description
MFG CO.
QL8025-8PQ208M
QuickLogic Corporation
QL8025-8PQ208M Datasheet PDF : 49 Pages
| |||
(FOLSVH,, )DPLO\ 'DWD 6KHHW 5HY %
Express lines run the length of the programmable logic uninterrupted. Each of these lines has a
higher capacitance than a quad, dual, or short wire, but less capacitance than shorter wires
connected to run the length of the device. The resistance will also be lower because the express
wires don't require the use of "pass" links. Express wires provide higher performance for long
routes or high fan-out nets.
Distributed networks are described in the clock/control section. These wires span the
programmable logic and are driven by "column clock" buffers. All clock network pin buffers (both
Dedicated and Global) are hard wired to individual sets of column clock buffers.
*OREDO 3RZHU2Q 5HVHW 325
The Eclipse-II family of devices features a global power-on reset. This reset is hardwired to all
registers and resets them to Logic ‘0’ upon power-up of the device. In QuickLogic devices, the
aynchronous Reset input to flip-flops has priority over the Set input; therefore, the Global POR
will reset all flip-flops during power-up. If you want to set the flip-flops to Logic ‘1’, you must assert
the “Set” signal after the Global POR signal has been deasserted.
VCC
Power-on
Reset
Q XXXXXXX
0
)LJXUH 3RZHU2Q 5HVHW
/RZ 3RZHU 0RGH
Power consumption of the two smaller Eclipse-II devices can be reduced significantly by de-
activating the charge pumps inside the architecture. By applying 3.3 V to the Vpump pin, the
internal charge pump is de-activated—this effectively reduces the dynamic power consumption of
the device. Users who have a 3.3 V supply available in their system should take advantage of this
low power feature by tying the Vpump pin to 3.3 V. Otherwise, if a 3.3 V supply is not available,
this pin should be tied to ground.
ZZZTXLFNORJLFFRP
Preliminary 4XLFN/RJLF &RUSRUDWLRQ
Share Link: 