CD40106
PIN CONFIGURATION
Preliminary
CMOS IC
FUNCTION TABLE (each gate)
INPUT
OUTPUT
A
Y
L
H
H
L
Note: H: HIGH voltage level; L: LOW voltage level
LOGIC DIAGRAM (positive logic)
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
2 of 6
QW-R502-815.a